The short-and long-term anneal of radiationinduced flatband voltage shift in both Al-and Sigate MOS capacitors following pulsed e-beam irradiation is examined. The short-term anneal was measured and found to be similar for both Al-and Si- 
Introduction
In order to predict whether a CMOS device will operate at times of interest in nuclear weapon (high dose rate) or space satellite (low dose rate) environments, one must know tie mechanisms governing the recovery of the device. 1 AV(O ) , has been shown to be governed by the transport of r d'ation-generated holes to the SiO2/Si interface.9 A Although most of the holes transport to the interface in times less than 1 s, significant transport can occur to much later times becauae8of the highly dispersive nature of the transport, 8 particularly at low fields, i.e., fields less than 1 MV/cm. When the holes arrive at the interface, a certain percentage are trapped and may be subsequently annealed. In addition, there may be the buildup of radiation-induced in eface states and lateral nonuniformities (LNUs). , These processes largely govern the long-term anneal of the capacitor. For those capacitors where the effects of interface states and LNUs are small, the recovery has an approximate ln(t) dependence and will saturate at very late times (AV + 0 or some "permanent" value as Fig. 1 . Annealing processes in MOS structures following pulsed irradiation.
In this paper we investigate the short-and longterm recovery of both Al-and Si-gate MOS capacitors following pulsed e-beam irradiation. In the following sections we characterize the role of hole trapping, interface states, and LNUs on the recovery, and examine the dependence of the long-term anneal on gateoxide thickness. Results of detailed experiments on the temperature and bias dependence of the lonq-term anneal will be presented, and interpreted in terms of their significance in the proper design of test procedures for determining radiation susceptibility.
Samples and Experimental Techniques
The MOS capacitor samples used in this study were supplied by Hughes Aircraft Corporation (HAC) and Sandia National Laboratories (SNL). The samples from Hughes7,9 had hardened wet and dry SiO gate insulators grown on 3 to 5 sacm <100> n-type {i with 25-mildiameter Al-gate electrodes. The wet-process oxide was pyrogenically grown at 9500C to a 96. 5 The sa ples were irradiated to a dose of -38 krad(SiO2) under a 1-MV/cm bias at temperatures from -80 K to 380 K. For temperatures below -275 K, the annealing curves for the Si-gate capacitors are qualitatively similar to those for the Al-gate capacitors (Fig. 2) .
Analysis of the curves in this range yields an a value of 0.17 and -5 percent "permanent" hole trapping. Evidently the use of aluminum or silicon gates has very little effect on the rapid annealing of AVthis is not surprising, since hole transport de;gnds on the bulk properties of the SiO2 (hence the similar a value for Al and Si gate). However, differences in the annealing behavior for Al-and Si-gate capacitors do appear at temperatures above -268 K. The Sigate capacitors show apparently accelerated annealing at later times with respect to the Al-gate capacitors at these high temperatures. As will be shown later, this behavior is associated with a significant buildup of interface states in the Si-gate samples. In Fig. 5 a family of C-V traces taken from 20 ms to 4000 s are shown for each of the samples in the SNL Si-gate set, i.e., thicknesses of 35, 55, 66, and 90 nm. These C-V traces were recorded for each sample following a 150-krad(SiO2) LINAC irradiation with a field of 1 MV/cm applied across the oxide. Preirradiation C-V traces and flatband capacitances, CFR, are marked for each of the samples on the figure. For the 35-nm sample, the first (20-ms) C-V trace following irradiation is shifted toward more negative voltage corresponding to an increase of positive charge in the oxide layer, but has essentially the same shape as the preirradiation trace, indicating no change in the interface-state density. As time progresses, the sample anneals or relaxes back toward the preirradiation condition and the corresponding C-V traces do not change in shape. For the 55-and 66-nm samples, the first trace following irradiation is once again shifted to more negative voltages with no change in shape or increase in distortion. However, as time progresses the sample anneals back toward the preirradiation condition and the C-V traces are seen to flatten out or increase in distortion. At 4000 s, the 55-and 66-nm capacitors have annealed back to their preirradiation flatband voltage. Finally, the 90-nm sample has a C-V trace taken at 20 ms that is already distorted compared with the preirradiation trace. As time progresses, the distortion in the traces steadily increases, with the flatband voltage taken from the trace at 4000 s indicating that the sample has annealed back well past its preirradiation flatband voltage.
Gray-Brown measurements taken before and after irradiation show an increase in the number of interface states in these Si-gate samples. However, the shape of the 77-K C-V trace used in the Gray the 35-nm capacitor shows a ln(t) dependence. However, as the gate oxide thickness is increased, the effects of interface states and LNUs increase and the annealing behavior begins to deviate from a ln(t) de- pendence. This deviation from ln(t) is greatest for the 66-and 90-nm samples, where the effects of interface states actually result in AVFB going positive. Figure 7 shows the effect of temperature on the long-term anneal of AV in HAC Al-gate dry-oxide capacitors. The samplA were exposed to single 150-krad(SiO2) LINAC pulses under a 1-MV/cm applied field at temperatures from 214 to 373 K. At times less than 1 s, where the annealing is still dominated by the late stages of the hole transport, reducing the temperature slows down the hole transport and consequently the annealing. This is evident if one compares AV at 20 ms for samples irradiated at 214 and 295 K. Re spread in AVFO with temperature over the time scale from 20 ms to s is not as pronounced as in Fig. 2 , which shows the rapid anneal following a low-dose 20-krad(SiO2) LINAC irradiation. The reason for this difference is that for the curves in Fig. 7, we delivered a much higher dose in a single pulse. This undoubtedly leads to some electric field modification during the rapid anneal (specifically, an increase in the field in the interface region), which tends to speed up the anneal and obscure the temperature dependence of the rapid anneal. At times greater than 1 s, field perturbations are reduced, and we observe the characteristic ln(t) dependence of the long-term anneal. We also observe essentially no temperature depgndence for the anneal of AV for times out to 10 s. (Capacitors at 214, 273, 323, and 373 K were returned to room temperature at later times and AV was measured; these values are given as the solid Rta points in Fig. 7 Figure 9 shows the effect of applied bias on the slow anneal of AV in HAC Al-gate dry-oxide capacitors. The samples were exposed to single LINAC pulses under 1 MV/cm applied field. For the curve labeled "(1)" the field was maintained at 1 MV/cm (E = 1); the sample anneals smoothly with an approximate ln(t) characteristic. For the curves labeled E = 4 and 0 the applied field was switched to these vafues (in MV/cm) at 2 s after the pulse. The annealing curve for the 1 to 4 MV/cm switch shows a stepwise reduction in AV immediately after the switch, and then continue Ba slow recovery. Analysis of this curve suggests that the fraction of "permanently" trapped holes present does not change as a result of the bias switch. Instead, the step reduction in AV may be attributed to the effect of increased elec ic field on the tail of the hole transport process. From the CTRW model,7 at 2 s after the radiation pulse approximately 5 percent of the originally generated holes (corresponding to about -1 V flatband shift) are still slowly transporting through the oxide. When the bias is increased, the strongly field-activated 7tjnsport is sped up by a factor of several hundred, and consequently most of the shift that would normally take place in -1000 s takes place between 2 and 4 s. The curve for the 1 to 0 MV/cm switch shows a reduction of the fraction annealed per decade after the switch to -2/3 of its value at 1 MV/cm. Figure 10 shows the effect of changing the bias voltage on the annealing in SNL 66-nm Si-gate capacitors. As for the Al-gate units, the applied field was either maintained at 1 MV/cm throughout or switched at 2 s to either 0 or 4 MV/cm. When the applied field was swtiched to 0, the sample anneals after the switch approximately as ln(t), but at a rate slightly reduced from that observed at 1 MV/cm before the switch. For the unswitched case, the annealing curve shows an accelerated positive shift from -10 to -1000 s, and AV becomes positive at -5000 s. As discussed previRsly (Fig. 7) , this behavior is attributed to the enhanced buildup of interface states.
Temperature dependence

Bias dependence
This interface-state buildup is largely complete by -5 x 10 s under a 1-MV (m field, but is mostly suppressed at zero field.10 In the case of the 1 to 4 MV/cm switch, a step reduction in AV is observed immediately after the switch at 2 s siwlar to that shown in Fig. 9 for the Al-gate samples. AVF continues to shift rapidly positive followingFhe switch out to .100 s, then slows slightly and becomes positive at "3000 s. Two processes evidently occur here. First, the bias switch induces a sudden speedup in hole transport as described earlier for the analogous Al-gate data (Fig. 9) . Second, the bias switch accelerates the buildup of interface states. In this case, the buildup is completed by -5000 s. Figure 10 also shows that the 1-and 4-MV/cm curves apprgach each other at late times (times greater than 5 x 104 s). This is expected, since it has been shown in previous work9 that (Fig. 9) . Although raising the field to 4 MV/cm soon after irradiation has an immediate effect on the "tail" of the rapid anneal due to hole transport, an analysis of the curves indicates that the higher field does not significantly affect the slow annealing of the "permanently" trapped holes or result in a change in their number.
For high-Njt samples, the long-term anneal is affected by both temperature and bias. Because the buildup of radiation-induced interface states and LNUs is strongly temperature-activated, the anneal was accelerated as the temperature was raised from 218 to 295 K (Fig. 8) . Placing a sample in dry ice at 1 min following irradiation would retard the overall anneal by suppressing the interface-state buildup, but might have no effect on other contributing annealing mechanisms, e.g., direct tunneling of electrons from the Si substrate and subsequent recombination with trapped holes which we believe may be an annealing mechanism for both Al-and Si-gate capacitors. Elevating the temperature in these samples may accelerate the overall anneal by speeding up the buildup of interface states; however, raising the temperature may lead to significant annealing of interface states at late times, especially at 373 K.
Therefore, since several contributing anneal-ing mechanisms may have different temperature dependencies, the usefulness in raising or lowering temperature for controlling the annealing rate is questionable, and results may not accurately simulate the anneal of a device in an actual environment. From Fig. 10 we can clearly see the importance of maintaining bias in capacitors where the buildup of interface states plays an important role. If the bias is removed following irradiation, the buildup of interface states is severely inhibited, and the overall annealing rate is significantly reduced from that obtained when bias is maintained. Raising the bias following irradiation accelerates the rate of interface-state buildup and the overall anneal.
The weak temperature and bias dependence of the long-term anneal observed in low-Nit samples (e.g. HAC Al-gate wet-and dry-oxide capacitors), together with their ln(t) dependence, is consistent with an anneal-ing mechanism involving direct tunneling of electrons from the Si substrate into localized traps in the oxide fgd subsequent recombination with trapped holes.
The weak temperature dependence we observe in these samples at temperatures from -60 to A000C agrees with that reported by Danchenko et al' for n-and p-channel transistors, but is different from that reported by Derbenwick and Sander, who found that the annealing process for irradiated n-channel transistors was temperature-activated with an activation Fn?er y of 'Q0.33 eV. They and other investigators ' ' ' suggest that annealing of trapped charge at the interface may involve thermal untrapping of holes. In addition, Derbenwick and Sander point out that for a temperature-activated process, elevated temperature can be used to great advantage to accelerate the decay, so a room-temperature response can be determined which is valid over several years. This is not the case for any of the Al-or Si-gate capacitors being reported on in this paper. 
